MEMORANDUM

TO: 2200 Committee
FROM: Bob Kolk
DATE: June 22, 1972, Revised June 27, 1972
SUBJECT: 2200 I/O Specification

This memorandum contains a revision to the 2200 I/O Specifications and replaces the memorandum entitled "I/O Specifications" dated March 13, 1972.

The major revisions to the 2200 I/O structure include:

- The Available connector signals have been made similar to the 700/600/500/400 I/O connector.

- All 2200 devices including the keyboard and CRT are selectable by a 5-bit address setup in 5 IOB flip-flops from the KH and KL registers by a CI0 command. The three IOB bits for the selection of 700C devices are available for their selection.
I. I/O Connector

Pins (1 - 8) GKA To GKB

These are the input data lines for all devices. A device must be enabled before input data can be transferred to the CPU. (A device is enabled when an output strobe is made on Pin 14 or Pin 31 with Pins (15 - 19) and (28 - 30) set to the appropriate device address). If the device is a serial device, the data must be transferred to Pin 5. The information from these lines will be strobed into the 2200 KH and KL registers by the GSN strobe on Pin 9. If the KBD bit sensed on Pin 32, GKB, is set to a 1, the input strobe will be inhibited by both the CPU, and the device.

Pin (9) GSN

This is the input strobe signal to tell the CPU that the data has been placed on the input data lines. The strobe must be at least five micro-seconds. It will cause data on Pins (1 - 8) to read into the 2200 KH and KL registers, and will cause the keyboard/device ready-busy bit, KBD, to be set in status Reg 1. If KBD is already set to 1, the input strobe will be inhibited by the CPU, and the device.

Pin (10) PRMS

This is an input/output Prime strobe which will be strobed bi-directionally either as an output strobe from the CPU or input strobe from the keyboard. It will be a 5 micro-second strobe initiated by the prime buttons on either the CPU or keyboard. It will cause the CPU to enter the prime micro-program routine, and will indicate this to outside devices. (A second CPU trap location will be entered when the CPU is powered on for master initialization)

Pin (11) KFN

This signal indicates a Special Function Key has been depressed on the keyboard. If a 1 is strobed into ST12 along with the 8-bit function code which is strobed in KH, KL. For other devices the signal will not be connected and 0's will always be strobed.

Pin (12) RB

This is a input Ready/Busy D.C. level. A level on this pin is returned to the CPU when an I/O device is enabled, to indicate the device is available. This signal is read as a 1 in the low order bit of status register 3, RB, when the device is present and enabled. For all output devices the level will indicate Ready/Busy after an I/O operation. (1 = Ready). The Ready/Busy signal will be available 5 micro-seconds after a device is enabled or strobed with output data.
Pin (13) HALT

This is a signal which is strobed into the CPU when the Halt button is depressed on the keyboard. It will cause bit 2 of status register 3, HALT, to be set to a 1.

Pin (14) GISOE

This pin is used for a 5 micro-second device enable output strobe. This strobe along with the device address on Pins (15 - 19) causes most 2200 devices to be enabled. It is produced by a CIO instruction with bit 6 set equal to 1.

Pin (15 - 19) IOB5 to IOB1

These are device selection bits which contain the device address for 2200 peripherals other than the 700C devices. The pins reflect the contents of 5 IOB device address flops in the CPU. The flops are set from the contents the KL and the lower order bit of KH registers in the 2200 when a CIO command is executed with bit 7 set to 1. In addition, a device enable output strobe on Pin 14, GISOE, is caused by the CIO with bit 6 set to a 1. A device senses this strobe along with the address in the IOB bits to become enabled. The device will become disabled at any point thereafter, when a subsequent GISOE output strobe is made with any other address setup at Pins (15 - 19). 2200 device addresses should be switchable.

NOTE: Pins 28 thru 30, IOB1 to IOB3 are reserved for the selection of 700C type devices. These IOB flops are set from the high order 3-bits of KH when the CIO '1XX' is executed. They should be set to zeros when 2200 devices are enabled.

Pins (20 - 27) GI0A5 to GI0A3

These are output data lines from the CPU to outside devices. The information to be output is setup in the KH and KL registers of the CPU. It is transmitted to a device when an output strobe is made on Pin 31, GISOE, (by executing a CIO instruction with bit 5 set to a 1). When serial data is transmitted, Pin 27, GI0A3 should contain the serial data bit.

Pins (28 - 30) IOB1 to IOB3

These pins are used for the device selection address of 700C type devices. They reflect the contents of three IOB flip-flops reserved for this purpose. The flip-flops are set in the CPU from the high order three bits of the KH register, when a CIO instruction
is executed with bit 7 set to one. When used with 700C devices, the address on these pins is generally strobed out by an output strobe signal on Pin 31, GISO. (See 700 connector specifications for further details).

NOTE: When 700C devices are enabled, the 2200 device selection bits should be set to zero. The 2200 device selection bits are set from KL, and the low order bit of KH when a C10 instruction with bit 7 = to 1. These bits should be zero when setting up a 700C address.

Pin (31) GISO

This pin is a five micro-second output strobe which is used to enable 700C devices and output data to devices. It is actuated in the CPU by executing a C10 instruction with bit 5 of the instruction set to a 1.

Pin (32) GKBD

The pin is a D.C. level which reflects the status of the keyboard/device Ready/Busy bit, KBD, (Bit 1 of status register 1 in the CPU). The signal is used to enable or lockout the keyboard, and when doing I/O device processing to inhibit or allow input data strobes from the device. The KBD bit is set to 1 to lockout inputs, and set to a 0 to allows them.

Pins (33 - 36) Common and Ground

Pin

33 IOV Common
34 IOV Common
35 IOV Common
36 Chassis Ground
### Inputs from External Device

<table>
<thead>
<tr>
<th>Name</th>
<th>PIN No.</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>GKA₀</td>
<td>1</td>
<td>BCD</td>
</tr>
<tr>
<td>GKA₁</td>
<td>2</td>
<td>*</td>
</tr>
<tr>
<td>GKA₂</td>
<td>3</td>
<td>*</td>
</tr>
<tr>
<td>GKA₃</td>
<td>4</td>
<td>*</td>
</tr>
<tr>
<td>GKB₀</td>
<td>5</td>
<td>BCD</td>
</tr>
<tr>
<td>GKB₁</td>
<td>6</td>
<td>*</td>
</tr>
<tr>
<td>GKB₂</td>
<td>7</td>
<td>*</td>
</tr>
<tr>
<td>GKB₃</td>
<td>8</td>
<td>*</td>
</tr>
</tbody>
</table>

* All 2200 Devices including the keyboard and CRT are interfaced to the 2200 via control cards. Therefore pin assignment listed above are variable.

### General Outputs

<table>
<thead>
<tr>
<th>Name</th>
<th>PIN No.</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>GIO₀</td>
<td>20</td>
<td>BCD</td>
</tr>
<tr>
<td>GIO₁</td>
<td>21</td>
<td>*</td>
</tr>
<tr>
<td>GIO₂</td>
<td>22</td>
<td>*</td>
</tr>
<tr>
<td>GIO₃</td>
<td>23</td>
<td>*</td>
</tr>
<tr>
<td>GIO₄</td>
<td>24</td>
<td>*</td>
</tr>
<tr>
<td>GIO₅</td>
<td>25</td>
<td>*</td>
</tr>
<tr>
<td>GIO₆</td>
<td>26</td>
<td>*</td>
</tr>
</tbody>
</table>

* I/O Bus & Group 1 & 2 Code

### Output Data Strobe

<table>
<thead>
<tr>
<th>Name</th>
<th>PIN No.</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>GISO</td>
<td>31</td>
<td>Output Data Strobe</td>
</tr>
</tbody>
</table>

* Keyboard Condition Indicator

### Device Address Selection Bits

<table>
<thead>
<tr>
<th>Name</th>
<th>PIN No.</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>ToBo₀</td>
<td>16</td>
<td>*</td>
</tr>
<tr>
<td>ToBo₁</td>
<td>17</td>
<td>*</td>
</tr>
<tr>
<td>ToBo₂</td>
<td>18</td>
<td>*</td>
</tr>
<tr>
<td>ToBo₃</td>
<td>19</td>
<td>*</td>
</tr>
</tbody>
</table>

* Common

### Chassis Ground

<table>
<thead>
<tr>
<th>Name</th>
<th>PIN No.</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>ChG</td>
<td>36</td>
<td>Chassis Ground</td>
</tr>
</tbody>
</table>

* +17 V
* -17 V
* +5 V
* -5 V
* 24 VAC
II - I/O Connector (As seen by the micro-program)

The status registers (ST1 - ST4), the KH and KL registers, the CIO instruction and micro-program location 0 are all used for I/O processing and affect the I/O connector as follows:

**ST1 - Status Register 1**

<table>
<thead>
<tr>
<th>Mem</th>
<th>KPN</th>
<th>KBD</th>
<th>Ca</th>
</tr>
</thead>
</table>

- **Carry**
  - Used internally in CPU for add, subtract, etc.
  - (0 = no carry, 1 = carry) (M/H)

- **I/O Ready/Inhibit** (M/H)
  - KBD = 0 Allow input from keyboard or selected I/O device
  - KBD = 1 Inhibit inputs from keyboard or selected device

- When a device or the keyboard strobe into the CPU, KBD will be set to 1.

- **Keyboard Special Function Input** (= 1 when the input just received from the keyboard is a special Function Code) (M/H)

- **RAM/ROM 8-bit memory selection**
  - Used internally in CPU only.
  - (0 = RAM, 1 = ROM) (M)

**Note:**

(M) = Set by micro-program only

(H) = Set by hardware only (D.C. level)

(M/H) = Set by both micro-program and hardware. (Strobe)
ST2 - Status Register 2

3 2 1 0

Spares used by micro-program for internal use. (H)

ST3 - Status Register 3

3 2 1 0
ADM | HALT | DE | RB |

Device Enabled, Ready/Busy (H)
(D.C. level)
RB = 1 Device Enabled or (Ready)
RB = 0 Device Not Enabled or (Busy)

Decimal Add/Subtract Error Bit (M/H)

Keyboard Halt (single step key) (M/H)
STEP = 0 No Halt or Interrupt
STEP = 1 Halt/Interrupt

8-Bit Addressing Mode (M)
(Internal CPU use only)
ADM = 0 Vertical Mode + 16
ADM = 1 Horizontal Mode + 1

Note: (M) = Set by micro-program only
(H) = Set by hardware only (D.C. level)
(M/H) = Set by micro-program or hardware (Strobe)
ST4 - Status Register 4

3 2 1 0

Spares available for Internal CPU use (M)
CIO Instruction

The CIO operand SD 65 directly effects the I/O connector. Any or all of these three bits may be set to 1 to cause output strobes and set the device address flip-flops.

\[
\begin{array}{cccccccc}
7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
A. & 1 & X & X & & & & \\
S & D_6 & D_5 & & & & & \\
\end{array}
\]

When a CIO instruction is executed with \(S = 1\):

- The 4-bits in the KL register and the lower order bit of KH register are used to set the I/O address flops associated with Pins 15 - 19 of the I/O connector.
  
  \[
  \begin{align*}
  &KL_0 \rightarrow I/O_{b1} \text{ Pin (19)} \\
  &KL_1 \rightarrow I/O_{b2} \text{ Pin (18)} \\
  &KL_2 \rightarrow I/O_{b3} \text{ Pin (17)} \\
  &KL_3 \rightarrow I/O_{b4} \text{ Pin (16)} \\
  &KH_0 \rightarrow I/O_{b5} \text{ Pin (15)}
  \end{align*}
  \]

- The high order 3-bits of the KH register are used to set the 700C device I/O flops, Pins 28 - 30.
  
  \[
  \begin{align*}
  &KH_1 \rightarrow I/O_{b1} \text{ Pin (28)} \\
  &KH_2 \rightarrow I/O_{b2} \text{ Pin (29)} \\
  &KH_3 \rightarrow I/O_{b3} \text{ Pin (30)}
  \end{align*}
  \]

\[
\begin{array}{cccccccc}
7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
B. & X & X & X & & & & \\
S & D_6 & D_5 & & & & & \\
\end{array}
\]

When a CIO instruction is executed with the \(D_6\) bit = 1:

- A 5 micro-second output strobe is generated on Pin 14, \text{GISO}. This strobe is generally used to enable and disable 2200 devices other than the 700C device. The strobe is generally used in conjunction with the Address set up in I/O_{b1} to I/O_{b5}, Pins 19 to 15.

\[
\begin{array}{cccccccc}
7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
B. & X & X & X & & & & \\
S & D_6 & D_5 & & & & & \\
\end{array}
\]

When a CIO instruction is executed with the \(D_5\) bit set = 1:

- A 5 micro-second strobe is generated on \text{GISO}, Pin 31. This strobe is generally used to send data from the KH and KL registers out to an output device via Pins 20 to 27. In addition, for 700C devices, the strobe is used to enable and control these devices via the setting of the 700C I/O flops, Pins 28 to 30.

Prime Input/Output

A prime button is available on both the CPU and the keyboard. When it is depressed from either position, a bi-directional strobe is generated on Pin 10 of the connector which cause the CPU to automatically start executing at address 0000. The 5 micro-second strobe will also cause certain devices to initialized. (A trap to location 1 is triggered when the CPU is turned on for master initialization).
Relationship Between CPU registers, and I/O connector

The following table summarizes the relationship between the 2200 CPU I/O associated registers and commands and the I/O connector.

<table>
<thead>
<tr>
<th>Pin</th>
<th>Data Input from Keyboard or I/O Device</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>GKA₀ → KH₀</td>
</tr>
<tr>
<td>2</td>
<td>GKA₁ → KH₁</td>
</tr>
<tr>
<td>3</td>
<td>GKA₂ → KH₂</td>
</tr>
<tr>
<td>4</td>
<td>GKA₃ → KH₃</td>
</tr>
<tr>
<td>5</td>
<td>GKB₀ → KL₀</td>
</tr>
<tr>
<td>6</td>
<td>GKB₁ → KL₁</td>
</tr>
<tr>
<td>7</td>
<td>GKB₂ → KL₂</td>
</tr>
<tr>
<td>8</td>
<td>GKB₃ → KL₃</td>
</tr>
<tr>
<td>9</td>
<td>GTSN → ST₁</td>
</tr>
<tr>
<td>10</td>
<td>GPMS 0000 → IC₁ to IC₄</td>
</tr>
<tr>
<td>11</td>
<td>KPN → ST₁</td>
</tr>
<tr>
<td>12</td>
<td>RB → ST₁₀</td>
</tr>
<tr>
<td>13</td>
<td>HALT → ST₁₂</td>
</tr>
<tr>
<td>14</td>
<td>GTSOE Output Strobe when CIO 'XIX' Used to enable/disable 2200 devices</td>
</tr>
<tr>
<td>15</td>
<td>KL₀ → I0BO₁ flop 2200 Device Address, Set when CIO '1XX' instruction</td>
</tr>
<tr>
<td>16</td>
<td>KL₁ → I0BO₂ &quot;</td>
</tr>
<tr>
<td>17</td>
<td>KL₂ → I0BO₃ &quot;</td>
</tr>
<tr>
<td>18</td>
<td>KL₃ → I0BO₄ &quot;</td>
</tr>
<tr>
<td>19</td>
<td>KH₀ → I0BO₄ &quot;</td>
</tr>
<tr>
<td>20</td>
<td>KL₀ → GIOB₀F Data Output from CPU to Device, (when CIO 'XX1')</td>
</tr>
<tr>
<td>21</td>
<td>KL₁ → GIOB₁F &quot;</td>
</tr>
<tr>
<td>22</td>
<td>KL₂ → GIOB₂F &quot;</td>
</tr>
<tr>
<td>23</td>
<td>KL₃ → GIOB₃F &quot;</td>
</tr>
<tr>
<td>24</td>
<td>KH₀ → GIOA₀F &quot;</td>
</tr>
<tr>
<td>25</td>
<td>KH₁ → GIOA₁F &quot;</td>
</tr>
<tr>
<td>26</td>
<td>KH₂ → GIOA₂F &quot;</td>
</tr>
<tr>
<td>27</td>
<td>KH₃ → GIOA₃F &quot;</td>
</tr>
<tr>
<td>28</td>
<td>KH₁ → I0B₁ flop 700C Device Address, Set when CIO '1XX' instruction</td>
</tr>
<tr>
<td>29</td>
<td>KH₂ → I0B₂ flop</td>
</tr>
<tr>
<td>30</td>
<td>KH₃ → I0B₃ flop</td>
</tr>
<tr>
<td>31</td>
<td>GTSO Output Strobe for Data Output, 700C Device Enable, when CIO 'XX1'</td>
</tr>
<tr>
<td>32</td>
<td>ST₁₁ + GRKD Inhibit/Enable I/O device input. (Inhibit when ST₁₁(KBD) = 1)</td>
</tr>
</tbody>
</table>
III. Typical I/O Sequences

A. CRT (Output Only), (Teletype Output also identical)

i. Hardware

The CRT is enabled by a Device Enable output strobe on Pin 14, with Pins 15 thru 19 set to the CRT device address (00010). It is disabled by an output strobe on Pin 14 with Pins 15 thru 19 set to any other device address. The CRT accepts 8-bits of parallel data from Pins 20 thru 27 when a data output strobe is available on Pin 31. When the CRT has accepted the data and is ready for another output, it will indicate ready by D.C. level on Pin 12, RB, (1 = Ready; i.e. RB = 0)
The 2200 may upon occasion output upper and lower case ASCII code. To make this display properly on the CRT, the CRT must transpose codes 110XXXX and 111XXXX to 100XXXX and 101XXXX.

ii. Micro-program

Data is output to the CRT in ASCII code by the following sequence:

(1) Inhibit Keyboard or other input strobes by setting KBD = 1 for at least 10 micro-seconds prior to enable strobe

(2) Enable the CRT:
   . Set up Device Address 0000 + KH
   . 0010 + KL
   . Set flops and strobe C10 '11000000'

(3) Delay 5 micro-seconds and check for Enabled and Ready, (ST30, (RB), =1)

(4) Set up next character in KH, KL

(5) Strobe out data (C10 '00100000')

(6) Delay 5 micro-seconds and wait for Ready from CRT, i.e. (ST30 (RB) = 1)

(7) Repeat (3) thru (5) for all characters

(8) Disable CRT:
   . Set up zero Device Address 0000 + KH, KL
   . Set flops and strobe C10 '11000000'
B. Keyboard (Input Only) (Teletype input also identical)

i. Hardware

The keyboard is enabled by an Device Enable output strobe on Pin 14, with Pins 15 thru 19 containing a device address of (00001). It is disabled by a similar strobe with the device address set to any other value.

When a keyboard key is depressed, an input strobe is generated on Pin 9 and 8-bits of parallel data are strobed in via Pins 1 thru 8 into the KH and KL registers. Since the input strobe set ST1 (KBD), the keyboard will be locked out again until KBD is reset.

When the prime button on the keyboard is depressed, a 5 micro-second strobe will be generated on Pin 10.

When the Halt/Step key on the keyboard is depressed, a 5 micro-second strobe will be generated on Pin 15. This will cause bit 2 of ST3 to be set to a 1.

When a special function key is depressed, a signal on Pin 11, KFN will set bit 2 of status register 1 to a 1, in addition to the normal 8-bit KH, KL input.

ii. Micro-program

ASCII data is input from the keyboard by the following sequence:

(1) Inhibit other input strobe by setting KBD = 1 for at least 10 micro-second prior to enabling the keyboard.

(2) Enable the Keyboard
   . Set up Device Address 0000 → KH
   . 0001 → KL
   . Set flops and strobe CIO '11000000'

(3) Delay .5 micro-seconds, then check keyboard Enabled (ST30 (RB) = 1)

(4) Enable for input 0 → ST1 (KBD)

(5) Wait for Input Ready (ST1 (KBD) = 1)

(6) Process character received in KH, KL. Repeat 4 and 5 for additional characters or leave the keyboard locked (i.e. KBD = 1) for CPU processing.

(7) When doing I/O processing with other devices the keyboard is locked by setting up a different device address and strobing GISOE, i.e. Device Address → KH, KL
   . CIO '11000000'
C. Cassette Magnetic Tape (General)

i. General Discussion of Cassette Operation

A 400/500/600 type single track cassette will be used for the 2200 console cassette tape.

Figure 2 illustrates the recording current, flux change and playback signals associated with the 2200 cassette format.

A record on cassette tape consists of one or more words of 4-bits each of which followed by an odd parity bit. Higher priority bits are always recorded 1st. The record is preceded and followed by a record gap equivalent to the stop and start time of the cassette.

For a single track cassette such as the 2200, the recording current is varied between two values which produce a peak recording voltage of either + or - 12 volts at the head. This produces areas on the tape which are magnetized in either a forward or reverse polarity. Because of the large variation in tolerances of the tape, however, data is represented by changes in flux within certain time cycles.

Interrecord Gap is written by a constant recording current (and flux). Each bit on a record is preceded by a timing mark, which is a reversal in recording current (and flux). After each timing mark a one is recorded if the recording current (and flux) is reversed after .5 MS of tape motion. If there is no reversal in recording current (and flux) until the next timing mark (1.0 MS later), the bit is a zero. Upon playback the read head electronics sense changes in flux and strobes them into the microprocessor. To allow for skew in the tape, the micro-program can set a time window to look for a flux change after each timing mark flux change. (From Timing Mark + 150 µs to timing mark to 700 µs) or a variation of approximately 50%. There after the next timing mark is picked up and next data bit (flux change or no flux change) is synchronized on it.

In the example in Figure 2 two 4-bit words (1001) and (0110) are recorded on tape. Since an odd parity bit follows each 4-bits the total record image becomes (1001101101).
EXAMPLE: Recording and Playback of two four-bit words, (1001) and (0110).

Look for timing mark flux change, T
After T found, look for data flux change between T + 150 μsec T + 700 μsec.
After T + 700 μsec, look for next timing mark, etc.
If no timing mark for 2 MS, end of record.
If last bit in record not parity bit, and if not at least one word read assume noise and start again.
ii. Hardware

(1) The cassette tape is enabled by an output strobe on Pin 31, with Pins 15 thru 19 set to the cassette address (00011). It is disabled by a Pin 31 output strobe with Pins 15 thru 19 set to any other address. (Note - the Pin 31 output strobe is used for the enabling/disabling strobe instead of the Pin 11 strobe, because the cassette unit is being designed to be compatible with both the 400 and 2200). When the cassette is disabled by a new device address or by a prime strobe on Pin 10, the cassette should return to null conditions of recording current off and motor off.

(2) Motor ON/Motor OFF will be controlled by signal sent via an output strobe on Pin 31 equivalent to a 1 or 0 bit in the KH register bit 0. On the I/O connector this is sensed by GIOAOF (Pin 24) where:

\[
\text{Motor OFF} : \quad K\text{H} = 0 \quad \overline{G\text{IOAOF}} = 1
\]

\[
\text{Motor ON} : \quad K\text{H} = 1 \quad \overline{G\text{IOAOF}} = 0
\]

(3) Recording Current ON/OFF will be controlled by a signal sent by an output strobe on Pin 31 equivalent to a 1 or 0 in the KH register bit 1. On the I/O connector this is sensed at GIOA1F (Pin 25).

\[
\text{Recording Current ON} : \quad K\text{H} = 1 \quad \overline{G\text{IOA1F}} \quad \text{(Pin 25)} = 0
\]

\[
\text{Recording Current OFF} : \quad K\text{H} = 0 \quad \overline{G\text{IOA1F}} \quad \text{(Pin 25)} = 1
\]

(4) Recording Flux Bit will be sent via an output strobe on Pin 31. It is stored in the high order bit of the KL register (KL_3). On the I/O connector this is \( G\text{IOB}_3F \), Pin 23. When the recording current bit is on, (KH_1 = 1), the D.C. level will be used to hold the recording voltage to \( +12 \) volts at the recording amplifier.

\[
\text{KL}_3 = 1, \quad \overline{G\text{IOB}_3F} = 0 \quad (-12 \text{ volts})
\]

\[
\text{KL}_3 = 0, \quad \overline{G\text{IOB}_3F} = 1 \quad (+12 \text{ volts})
\]

When writing Gaps this bit should be set to \( +12 \) volts (\( KL_3 = 0 \)). Since each 4-bits written will always be followed by an odd parity bit, the recording voltage will always return to \( +12 \) volts at each interrecord gap.
(5) Playback Flux Change will be sensed by a bit strobed into the low order bit of KL (KL₀). A flux change strobe will occur if the recording current bit is OFF (GIA₁F₀, Pin 25 = 1) every time the cassette read logic senses a flux change during playback. A 1-bit will then be strobed in KL₀ via GKB₀, Pin 5. In addition KBD will be set to 1 via the input strobe, GISN, Pin 9. If KBD, (Pin 32) is set to 1, the input strobe will be inhibited.

(6) When enabled, the cassette will return a D.C. level on Pin 12, (Ready/Busy). This will be sensed as a 1 in the low order bit of status register 3 by the micro-program to determine whether the cassette is operative.

Figures 3 and 4 illustrate the 2200 register bits and I/O connector signals used for cassette operations.
Figure 3  2200 REGISTER BITS USED FOR CASSETTE OPERATION

ST1 - Status Register 1

```
  3 2 1 0
  
  KBD
```

- When set = 0 Input flux change strobes can occur.
- set = 1 When an input flux strobe occurs.

ST3 - Status Register 3

```
  3 2 1 0
  
  RB
```

- D.C. level Ready/Busy
- set to 1 when cassette enabled.

KH and KL Registers

```

  3 2 1 0
  
  0/1 0/1

  0 = Motor OFF
  1 = Motor ON
  (Output Strobe)

  0 = Recording
  Current OFF
  1 = Recording
  Current ON
  (Output Strobe)
```

```

  3 2 1 0
  
  Set to 1
  If Playback
  flux change
  (Input Strobe)
```

- Recording Flux
  D.C. level
  0 = + 12 v
  1 = - 12 v (Output Strobe)

In addition KH and KL are used to set up the device address.
<table>
<thead>
<tr>
<th>NAME</th>
<th>PIN NO.</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>GKB\text{O}</td>
<td>5</td>
<td>Playback flux change input.</td>
</tr>
<tr>
<td>GISN</td>
<td>9</td>
<td>Input strobe when playback flux change.</td>
</tr>
<tr>
<td>RB</td>
<td>12</td>
<td>Ready/Busy D.C. level.</td>
</tr>
<tr>
<td>IoB0\text{1}</td>
<td>15</td>
<td>Device Address for enable '00011'</td>
</tr>
<tr>
<td>IoB0\text{2}</td>
<td>16</td>
<td></td>
</tr>
<tr>
<td>IoB0\text{3}</td>
<td>17</td>
<td></td>
</tr>
<tr>
<td>IoB0\text{4}</td>
<td>18</td>
<td></td>
</tr>
<tr>
<td>IoB0\text{5}</td>
<td>19</td>
<td></td>
</tr>
<tr>
<td>GIoB3\text{F}</td>
<td>23</td>
<td>Recording flux D.C. level (0 = -12v, 1 = +12v)</td>
</tr>
<tr>
<td>GIoA0\text{F}</td>
<td>24</td>
<td>Motor ON/OFF</td>
</tr>
<tr>
<td>GIoA1\text{F}</td>
<td>25</td>
<td>Recording Current ON/OFF</td>
</tr>
<tr>
<td>GKB\text{D}</td>
<td>32</td>
<td>Keyboard Condition Indication</td>
</tr>
</tbody>
</table>

(Input strobes inhibited if KBD = 1)
iii Micro-program For Cassette Recording

(1) Inhibit keyboard or other input strobes by setting KBD = 1 for at least 10 micro-seconds prior to enabling the cassette

(2) Set up Device Address in Flops
   . Address into KH, KL = 0000 → KH 0011 → KL
   . Set flops CIO '10000000'

(3) Set up Motor ON and Recording Current ON bits
    (0011 → KH)

(4) Set up +12 volt flux level (0000 → KL)

(5) Strobe to Enable Cassette and Set Motor, Current and Flux Bits. CIO '01100000'

(6) Wait for 5 micro-seconds and check if Cassette Enabled
    (ST30, RB = 1)

(7) Delay for 1/2 second. This writes an interrecord gap and allows the cassette to get up to speed.

(8) Complement the Bit in KL3 and strobe it out
    (CIO '00100000') to produce the 1st timing mark.
    If the first bit to be output is a 1, delay .5 MS, then complement KL3 and strobe it and wait .5 MS
    and put out another timing mark. If the 1st bit
    is 0, delay a full 1 MS complement KL3 and strobe it
    to produce the next timing mark. Repeat this process
    for all Marks, data bits, and parity bits to be recorded. (See Figure 2). (A timing mark flux change
    occurs every 1 MS. If a one bit is to be output a
    flux change occurs at .5 MS between the two marks, if
    a 0 bit none occurs).

(9) At the end of the record, leave KL3 set to the last
    setting (0), turn the Motor OFF but leave the
    recording current ON, (i.e. 0010 → KH) and strobe
    CIO '00100000'. (leave KBD set to 1 to inhibit input
    strobes)

(10) Delay for 1/2 second to allow the tape motion to stop.

(11) Disable the cassette
    . 0000 → KH, KL
    . Set flops CIO '10100000'

iii. Micro-program For Cassette Playback

(1) Inhibit the keyboard and other input strobes by setting KBD = 1 at least 10 microseconds prior to enabling the cassette.

(2) Set up Device Address in I B flops
   Address into KH, KL 0000 → KH 0011 → KL
   Set flops CIO '1000000'

(3) Set up Motor ON, Recording Current OFF Bits
    (0001 → KH) (0000 → KL)

(4) Strobe to Enable Cassette and set up Motor, Current bits CIO '0100000'

(5) Delay 1/6 seconds

(6) Reset KL and KBD bits to receive flux
    (0000 → KL, 0 → KBD)

(7) Wait for timing flux change strobe
    (i.e. KBD = 1, KL = 0001)

(8) When timing flux change received, delay 150 µsec
    and then reset KL and KBD to receive a data flux change. (0000 → KL, 0 → KBD)

(9) Delay for 550 µsec waiting for data flux change.
    (i.e. 1 → KL, 1 → KBD). If not received assume a 0 bit and go back to wait for next timing flux
    assume a 1 bit change. If flux change received
    within 550 µsec, delay rest of that period, then reset KL and KBD and wait for the next timing
    flux change. (i.e. repeat 6 thru 9)

(10) Check each fifth bit for odd parity and then store the 4-bit word.

(11) If no timing bit is received for 2 MS, then assume end of record gap. If the gap is sensed but the
    number of bits received is not a multiple of 5, (i.e. last bit received not a parity bit), and at least
    one good 4-bit word and parity has not been read,
    then reset memory address back to starting address,
    assume noise has been received and start again.

(12) When an entire record has been received, (with or without correct parity) turn the motor OFF and delay
    1/2 second
    Set up Motor OFF Bit 0000 → KL
    Strobe CIO '00100000'
(13) Disable Cassette
   Set up zero address 0000 + KH, KL
   Strobe to Cassette CIO '1000000'
MEMORANDUM

TO: R. Kolk
FROM: B. Patterson
DATE: November 21, 1973
SUBJECT: 2200 I/O Microprogramming Notes

Certain aspects of I/O microprogramming for the 2200 are not obvious from the present literature. Hopefully, this memo will eliminate some of the confusion.

2200 I/O STROBES

1. ABS, Address Bus Strobe (580C0)

   Each 2200 device has a unique 8-bit device address associated with it. Only one device may be enabled (active) at a time. A device is enabled if its device address is loaded into the IOB address flip-flops. The ABS transfers the device address specified by the registers KH and KL into the IOB's. KH and KL may not be modified for 5 μsec following the strobe.

   Example:  
   MVI l, KH    device address = 1A  
   MVI A, KL
   CIO '11000000' ABS strobe  
   SB DELAY 5   delay 5 μsec

2. OBS, Output Bus Strobe (58020)

   OBS is a 5 μsec data output strobe that sends the data in the KH and KL registers out to the device which is currently enabled. KH and KL must not be modified for 5 sec following the strobe. Generally, the microprogram should check if the device is ready before the strobe is executed.

   DEVICE READY/BUSY (ST3o)

   ST3o = 0 \rightarrow device busy
   ST3o = 1 \rightarrow device ready

   Example:  
   MV S3, Fl  
   BF l, Fl, #-1 wait until device ready  
   CIO '00100000' strobe data  
   SB DELAY 5   delay 5 μsec
3. IBS, Input Bus Strobe

IBS is a 5 μsec data input strobe that transfers 8-bits of data from the input device into the KH and KL registers. The data is allowed to enter the CPU only if the device is enabled and if KBD (ST12) = 0. After the input strobe is received by the CPU, the hardware sets KBD = 1. KH and KL must not be modified for 5 μsec following the input strobe.

```
KBD, CPU READY/BUSY (ST12)
ST12 = 0 → CPU ready, allow input
ST12 = 1 → CPU busy, inhibit input
```

Example:

```
ANDI D, S1, S1 allow input, KBD = 0
MV S1, F1
BF 2, S1, #-1 wait for input
SB DELAY 5 delay 5 μsec.
```

4. CBS, Request Input Strobe (50010)

CBS is a 5 μsec output strobe that requests the currently enabled device to send in an IBS. For example, a CBS to the tape cassette drive causes the drive to strobe the current tape status into KH and KL. KBD must be set to 0 before the strobe in order to allow the IBS to come in; KBD is set to 1 by the hardware after the strobe. KH and KL may not be modified for 5 μsec following the strobe.

Example:

```
ANDI D, S1, S1 KBD = 0, allow input
CIO '00010000' CBS strobe
SB DELAY 5 delay 5 μsec
MV S1, F1 KBD = 1
BF 2, F1, #-1 make sure KBD = 1
```

```
KBD, CPU READY/BUSY STATUS BIT (ST12)
KBD is used to allow (KBD = 0) or inhibit (KBD = 1) input strobes from entering the CPU. When KBD = 1, KH and KL can be used by the microprogram as general registers. When KBD = 0, KH and KL should only be modified by an input strobe. KBD should always be set equal to 1 unless the microprogram is awaiting an input strobe.
```
Modifying KBD:

After changing KBD from 0 to 1, KH and KL may not be used for 10 μsec in order to insure that an IBS will not change KH and KL.

(Example: )→ ORI 2, S1, S1 KBD = 1
               SB DELAY 10 delay 10 μsec.

Testing KBD:

In order to insure that KBD does not change while it is being tested (this condition can cause an illegal branch in the microcode), status register 1 should be moved to a file register and KBD tested in the file register.

(Example: )→ MV S1, Fl move status to file reg.
               BF 2, Fl, #-1 test KBD

See the memo "2200 I/O Specifications" dated June 22, Revised June 27 for further details on I/O.